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ABSTRACT
An Ion Detection Scheme Employing Solid State Devices
for Use in Portable Mass Spectrometers
Sanjiv Nath Pant
Department of Electrical and Computer Engineering, BYU
Master of Science
This thesis presents a solid state approach to the ion detection system used in the backend of modern mass spectrometers. Although various techniques already exist to detect ions –
even with the sensitivity of a single particle, the existing techniques require high voltage or lower
operation temperature to counteract the noise inherent in the system. The suggested design
presents an alternative to the more popular detection system whereby the requirement of high
operation voltage or low operation temperature can be precluded. This is made possible through
the gate capacitance of a Metal Oxide Semiconductor Field Effect Transistor (MOSFET). This
thesis presents the design that utilizes the MOSFET as an ion signal amplifier; including the
simulation and silicon testbench results.

Keywords: mass spectrometry, portable mass spectrometers, solid state ion detector,
MOSFET, analog signal acquisition
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INTRODUCTION

Mass spectrometry (MS) is a technique to identify the chemical composition of any
targeted sample and as such, has its place as an important tool in analytical chemistry. It relies on
the fact that a sample is fundamentally composed of atoms which can be ionized by either losing
or gaining electrons – and can later be detected [1]. In any modern mass spectrometer, the
backend is an ion detection system which detects the thus ionized atoms based on the ratio of
their mass to charge. The more widely used ion detection schemes have temperature or
operation constraints and hence may require low temperature or very high voltage for operation.
Apart from these constraints, the detectors could still have the drawback of being big in size.
Hence, miniature ion detectors that operate at room temperature have been sought after for a long
time in the field of mass spectrometry [2].
The field of electronics has radically changed the way in which we acquire information
from the environment. The miniaturization of data acquisition systems, with the advent of
integrated circuits(IC), has been largely successful due to solid state devices such as the Metal
Oxide Semiconductor Field Effect Transistor (MOSFET). Solid state devices and electronics are
fabricated on a single solid structure and enable either switching or amplification of signals
brought about by the mobility of the charge carriers within the structure [13].
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Theme of the Thesis
This thesis discusses a solid state electronics approach to detect ions from a chemical
sample. The suggested approach serves as the backend of an MS system and is capable of
distinguishing between ions of varying mass to charge ratio. This design precludes the need of
any cooling system as it was designed to operate at room temperature. Also, with an operating
power consumption of 36 mW, this design can act as an alternative to the more popular ion
detectors. This thesis hence explains the design and test results of the suggested approach and the
steps taken to substantiate the idea of a solid state ion detector.

Outline of the Thesis
This thesis is divided into eight chapters including the introduction. Chapter 2 provides a
brief background on Mass Spectrometry and Ion Detection. An introduction to the MOSFET
explaining how MOSFETs can serve in counting the number of ions is presented in Chapter 3.
Chapter 4 and Chapter 5 explicate the discrete approach to the detector. Chapter 6 and Chapter 7
explain the integrated circuit approach to the detector. Chapter 8 concludes this thesis with a
summary and suggestions for future work. Derivation of equations, device fabrication recipes,
and simulation and test results will also be presented.

Contributions
The contributions of this thesis include:
•

Design of the MOSFET mask-set for devices 2 µm in length

•

Fabrication of the discrete devices in a class 10 cleanroom environment
2

•

Characterization and testing of the fabricated devices

•

Design of a printed circuit board to house the device along with its circuitry

•

Packaging of the devices into the printed circuit board

•

Testing the system containing the discrete MOSFETs

•

Design of an integrated circuit for the proposed ion detection scheme

•

Simulation and troubleshooting of the designed integrated circuit

•

Physical layout and verification of the designed scheme

•

Post silicon characterization and testing of the integrated circuit

•

Design and layout of the printed circuit board

•

Wire-bonding and packaging of the devices

•

Testing and mounting of the scheme onto a vacuum system

•

Analyses of the obtained results

3
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MASS SPECTROMETRY

Overview
As was stated in the introduction, mass spectrometry is an analytical method that ionizes
and separates ions based on their mass to charge ratio from a chemical sample. A mass
spectrometer is capable of identifying unknown chemical with concentration as low as one part
per billion and is widely used in an array of diverse disciplines [5]:
•

Medical Diagnostics,

•

Evaluation of water quality,

•

Mineral Analysis,

•

Volcano eruption prediction,

•

Drug analysis,

•

Forensic Evaluation

The technology of mass spectrometry has three distinct stages of operation, namely [2]:
1. Sample Ionization
2. Separation of the ions
3. Detection of the separated ions
5

This chapter discusses the three stages of a mass spectrometry and delves further into the
more widely used ion detection schemes - paving the way for discussion into the solid state ion
detection scheme in the subsequent chapters. Figure 2-1 shows the block level abstraction of an
MS system.

Figure 2-1: The stages of a Mass Spectrometry system.
Ion Generation and Separation
The front end of a mass spectrometer accepts a chemical sample and ionizes the
elemental components of the sample. Thereafter, the ionized elemental components are separated
based on their mass to charge ratio. Generally, these two stages can be bundled as one front end
stage which prepares the ions ready for detection. The electron impact (EI) source, being the first
and the most prevalent ion generation scheme, has given way to various other ionization sources
namely spark source(SS), MALDI, thermal/chemical ionization, inductively coupled
plasma(ICP) among others [3].
In a similar manner, diverse variety of ion (mass/charge) separators have been developed.
The more popular ones are the sector field or magnetic MS, 2-D and 3-D quadrupole ion traps,
ion cyclotron resonance (ICR) among others. The generation and separation of ions from a
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chemical sample is not the focus of this thesis and more information on this subject can be found
in [1], [2] and [3].

Ion Detection and Existing Techniques
The final stage of an MS system is an ion detection system. Figure 2-2 shows an example
output of an MS system [2].

Figure 2-2: Example output of an MS system.

Although considerable development has been achieved in the first two stages of MS, the
ion detection technology has received much less attention and thus relies on the traditionally
used schemes. There have been some advancements in these schemes, but these advances have
been incremental rather than anything revolutionary [3,4]. Hence, the more modern MS systems
demand better and improved detection techniques. Here we discuss some of the existing

7

technologies for ion detection and the proposed solid state detection scheme will be presented in
the next chapter. First it is important to take a look at the characteristics of an ideal ion detector.

2.3.1

The Ideal MS Detector
Koppenaal et al in [3] outline the following attributes of an ideal MS ion detector:
•

Unity ion-detection efficiency

•

Low or no noise

•

High stability

•

Simultaneous detection

•

Wide mass-range response

•

Mass-independent response

•

Wide dynamic range

•

Fast response

•

Short recovery time

•

High saturation level

•

Long life

•

Low maintenance

•

Easy and low cost replacement
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Taking these characteristics into consideration, the existing detection technologies with
the proposed design is presented and an attempt is made to closely satisfy most, if not all, of the
above mentioned requirements.

2.3.2

Electron Multipliers
Electron multipliers detect charged particles through the secondary emission of electrons

brought about by a series of impact with one or multiple surfaces [3,5]. These Electron
Multiplier Tubes (EMT) are also called dynodes and they can either be continuous – in the case
of one single surface of interaction, or discrete – when multiple surfaces of interaction are
employed. Figure 2-3 shows the former and Figure 2-4 presents the latter. The dynodes work
under a simple mechanism - a high voltage, around 3500V or more, is gradually applied between
ground and each surface which guarantees secondary emission of electrons successively higher
than the last surface initially caused by a single electron or an ion. In the case of a continuous
dynode, the single resistive surface is usually curved to ensure secondary ion emission. It should
be noted that such structures are not only capable of detecting ions and electrons but also
photons.
The EMTs need to operate in vacuum and despite being sensitive to a single charged
particle, are not immune to noise caused by the impact of gas molecules. Also, 3500V is indeed a
very high voltage requirement for operation and might be a serious drawback for these detectors
if a low voltage alternative can be found. These elements can be made very small – continuous
EMTs occupying only 0.001 cubic millimeters have been reported [7]. Figure 2-5 presents an
example of an EMT.
9

Figure 2-3: Discrete-dynode electron multiplier. Notice the subsequent increase in signal
[3].

Figure 2-4: Continuous-dynode electron multiplier [3].

10

A microchannel plate detector (MCP) is another detector that operates under the same
principle as the EMT. However, instead of only one multiplying channel, these MCPs use
multiple channel simultaneously. Reference [9] provides further information on such detectors.

Figure 2-5: An example of the electron multiplier tube (EMT). Despite the small size, these
devices require high voltage to operate.
2.3.3

Ions to Photon Detector
An ion to photon detector or IPD uses a scintillator – glass air-brushed with a

phosphorescent material, and a photomultiplier tube (PMT), to detect ions. When ions impinge
on the phosphorescent material, it produces photons which is subsequently multiplied by the
PMT so that the signal engendered by a charged particle can be accurately read.
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This scheme, as depicted in Figure 2-6, is fairly compact and easy to use; however, it
does have a downside of being more prone to noise than their EMT or MCP counterparts. The
PMT can be placed outside a vacuum, but the scintillator must have a low pressure working
environment. This is to ensure that the stray atmospheric gas molecules do not give any false
output. The detection of ions is velocity dependent which means that slow moving particles may
not even be detected [15].

Figure 2-6: IPD Detector as described in [15].
2.3.4

Faraday Cup
A faraday cup is inherently a resistor which can transfer the charge of the particles

impinging on it. In the simplest terms, a faraday cup is a metal strip that does not require a
vacuum to operate and does not have a gain of its own. This means that the charge particle
charges up the cup in a one to one ratio. From there, this charge can be further amplified if the
12

faraday cup is cascaded with a high gain stage. Faraday cups have been in use for quite
sometimes now and the operation of a faraday cup is considered common knowledge. References
[16], [17], and [18] can serve as excellent references for more information on faraday cups. Also,
as we shall soon see in the subsequent chapters, a modification on the faraday cup is utilized as
the front end to the proposed solid state ion detector scheme to capture the charge of ions –
inherently passing the charge of an ion onto the next amplification stage. Figure 2-7 shows an
example of a faraday cup.

Figure 2-7: An example of a faraday cup [16]. The graphite is to compensate for scattering
effects.
2.3.5

Ion Detection Elements
An ion detection element (IDEL), as shown in Figure 2-8 consists of a faraday finger

which is a flat faraday cup connected to a capacitive transimpedance amplifier (CTIA). The
faraday finger receives the ionic charge and passes it onto the CTIA so that the charge can be
further amplified and read. A CTIA is basically an amplifier which converts current to voltage
signal and this is done through the feedback capacitor which does the work of integrating the
13

charges. Along with a capacitor, the CTIA also has a MOSFET switch which resets the capacitor
when the switch is turned on. The CTIA with a 36fF feedback capacitor produces an output of
4.45 μ V when an ion strikes the faraday finger. This output is then connected to a multiplexer
which enables multiple such IDELs to be read [8].

Figure 2-8: The Ion Detection Element (IDEL) as described in [8].

The IDEL system, being compact, can be used for portable mass spectrometers.
However, it does have the demand of an operation temperature of 233K. This is to ensure that
the system is above the noise floor and reports an ion detection limit of 100 ions. We seek to find
a solution that would preclude the requirement of any form of coolers as they take up space and
operation power. Nonetheless, the IDEL system does in fact serve as the precursor to our
proposed design as the ability to integrate charge using a capacitor, along with the periodic
clearing of the same capacitor has been successfully shown through this scheme.

14

3

THE IDEA OF SOLID STATE ION DETECTION

Solid state devices are electronic devices that are fabricated on a single solid structure.
The solid structure is usually a monocrystalline semiconductor substrate. References [11], [12],
and [13] explain the physics of semiconductor devices in much better details. The transistor,
invented in the 1947 is probably the most widely used solid state device and has been a popular
option for signal acquisition, amplification and conversion. The monolithic integrated circuit,
later pioneered by Jack Kilby in 1958, revolutionized the field of electronics as it enabled
multiple transistors along with passive components such as resistors and capacitors to be
fabricated on a single crystalline substrate of silicon [14].

MOSFET: An Introduction
The Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is a four terminal
semiconductor device that operates under the influence of an applied electric field. This device
was first introduced in the early 1930s by Lilienfeld and Heil. The first operational MOSFET
was first reported by Kahng and Atalla in 1960 [13]. The MOSFET, as a transistor, can act either
as a switch - turning on and off, or as an amplifier - amplifying an incoming signal. Figure 3-1
shows the cross section of a MOSFET and Figure 3-2 shows the variously used symbols of the
device. Figure 3-3 outlines the operation of an NMOS.
15

Figure 3-1: The cross section of an n-MOSFET. The backmetal is usually connected to the
source.

Figure 3-2: The variously used MOSFET symbols. (a), (b) and (c) are the symbols for
NMOS while (d), (e) and (f) are the most common symbols for PMOS. The arrow shows the
direction of conventional current flow.

The MOSFET can be either an n-channel (NMOS) or a p-channel (PMOS) device.
Initially the NMOS was the more popular device choice but with the rapid advancement in the
field of semiconductor processing, it is now possible to fabricate both type of MOSFET on a
16

single substrate and the complementary MOS (CMOS) is now the more popular choice for
integrated circuit design. Although the advanced version of the proposed design employs the
CMOS process to detect ions, this chapter will focus mostly on NMOS device to explain how a
MOSFET can be used to detect ionic current signal and amplify the thus acquired signal. The
operation of a PMOS is merely complementary to the working principle of an NMOS [14].

Figure 3-3: The MOSFET characteristic curve. Notice the different modes of operation
delineated.

The operation of a MOSFET is straightforward. When a positive voltage above a
threshold voltage (Vth) is applied between the NMOS gate and source (VGS), the electrons in the
p- silicon substrate is attracted towards the Si-SiO2 interface. This causes a channel of electron to
appear between the source and drain regions at the interface as shown in Figure 3-4. Hence,

17

current can now flow between the n+ source and the n+ drain. Therefore, it would be safe to state
that a MOSFET is inherently a voltage controlled current source [13,14,19].

Figure 3-4: MOSFET in triode region.

First the device moves into a region where it acts fairly similar to a resistor. This region
of operation is called the triode or linear region and the drain current (ID) is dependent on the VGS
and the drain voltage (VDS) according to Relation 3-1. The W and L refers to the width and the
length of the device respectively, as shown in Figure 3-1.
𝐼𝐼𝐷𝐷 =

𝜇𝜇𝐶𝐶𝑜𝑜𝑜𝑜 𝑊𝑊
𝐿𝐿

�(𝑉𝑉𝐺𝐺𝐺𝐺 − 𝑉𝑉𝑡𝑡ℎ )𝑉𝑉𝐷𝐷𝐷𝐷 −

2
𝑉𝑉𝐷𝐷𝐷𝐷

2

�.

(3-1)

Now, as we increase the potential difference between drain and source (VDS), the electric field
due to the drain region repels the electrons from the thus formed channel and subsequently
reaches a point where the channel barely touches the drain region. This is called pinch-off and
Figure 3-5 presents the behavior of the device at this point.
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Figure 3-5: MOSFET at pinch-off. The channel barely touches the drain region.

Past this point, as shown in Figure 3-6, the channel no longer is in contact with the drain
region and the device has entered the region called saturation. So the current now flows between
the channel and the drain region merely due to the presence of an electric field between these
regions. The already pinched-off channel is now able to move further away from or towards the
drain region – naturally depending on the voltage now applied to the MOSFET gate. This also
causes the drain current to climb up or down in relation to the VDS; a phenomenon called the
channel length modulation. The drain current, however, can be assumed roughly constant in this
region if the channel length modulation is ignored. This relation is shown in Equation 3-2 where
λ represents the channel length modulation factor. In this region the ID is dependent on VGS as a
square law relation and is given by,
𝐼𝐼𝐷𝐷 =

𝜇𝜇𝐶𝐶𝑜𝑜𝑜𝑜 𝑊𝑊
2𝐿𝐿

(𝑉𝑉𝐺𝐺𝐺𝐺 − 𝑉𝑉𝑡𝑡ℎ )2 [1 + 𝜆𝜆(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝐷𝐷𝐷𝐷𝐷𝐷 ) ].
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(3-2)

Figure 3-6: MOSFET in saturation. Notice the channel has moved further away from the
drain region.

It is in this region that a MOSFET is biased in an integrated circuit so that the MOSFET
can serve as an amplifier when a signal is coupled with the DC bias point at the gate. The VDSP in
Equation 3-2 refers to the voltage at which the pinch-off occurs.

Small Signal Model
After the above introduction on MOSFET operation, a small signal or AC analysis of the
device is natural to follow. When the device is biased in the saturation region at a certain DC
point at the gate, small changes at the same terminal can be sensed and amplified by the
transistor. Two important AC operation metrics are introduced - the transconductance and the on
resistance.
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3.2.1

Transconductance
It has already been shown that a MOSFET is a voltage controlled current source and this

variation is quantified by the transconductance, which is the rate of change of the drain current
with respect to the change in gate voltage - keeping VDS constant. This gives us the following
relation
𝜕𝜕𝐼𝐼

𝑔𝑔𝑔𝑔 = 𝜕𝜕𝜕𝜕 𝐷𝐷 | 𝑉𝑉𝐷𝐷𝐷𝐷 = 𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐,

(3-3)

𝑔𝑔𝑔𝑔 =

(3-4)

𝐺𝐺𝐺𝐺

3.2.2

𝜇𝜇𝐶𝐶𝑜𝑜𝑜𝑜 𝑊𝑊
𝐿𝐿

(𝑉𝑉𝐺𝐺𝐺𝐺 − 𝑉𝑉𝑡𝑡ℎ ).

On Resistance
The channel that was inverted as a result of the gate voltage has some resistance of its

own. This resistance is present whenever the MOSFET turns on. When the device is turned off,
this resistance approaches theoretical infinity as there is not a significant current flowing
between the drain and the source. Since resistance is a change in voltage with respect to the
change in current, the on resistance between the source and drain is also the rate of change of
VDS with respect to ID. Relationally, this can be expressed as

Hence,

𝑟𝑟𝑑𝑑𝑑𝑑 =

𝜕𝜕𝑉𝑉𝐷𝐷𝐷𝐷
𝜕𝜕𝐼𝐼𝐷𝐷

(3-5)

| 𝑉𝑉𝐺𝐺𝐺𝐺 = 𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐.

1

𝑟𝑟𝑑𝑑𝑑𝑑 = 𝜆𝜆𝐼𝐼 .

(3-6)

𝐷𝐷

With the above two metrics in mind, we can now draw the complete small signal model
for a MOSFET as it pertains to an AC signal input. The transconductance and the on resistance
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can be shown respectively as a dependent voltage source and a resistor between the drain and the
source. The electrical insulation provided by the MOSFET gate oxide is shown as the open
circuit between the gate and the source. Figure 3-7, thus shows the complete small signal model
for the device. It should be noted that the output voltage at vds is equal to
𝑣𝑣𝑑𝑑𝑑𝑑 = −𝑔𝑔𝑔𝑔 × 𝑣𝑣𝑔𝑔𝑔𝑔 × 𝑟𝑟𝑑𝑑𝑑𝑑 .

(3-7)

Figure 3-7: The small signal model of a MOSFET. The transconductance is represented as
the dependent current source while the on resistance is shown as the resistor.
The MOSFET Gate Capacitance
The central structure of a MOSFET is the MOS capacitor which is presented in Figure 38. References [12] and [13] present a much detailed explanation of MOS capacitors and their
behavior. However, for our purpose and simplicity, we shall treat the MOS capacitor as a parallel
plate capacitor where the metal and semiconductor layer serve as the parallel plates and the
silicon dioxide region act as the dielectric layer.
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Figure 3-8: The central MOS structure found in all MOSFETs. This structure is inherently
a capacitor with the oxide serving as the dielectric.

Any capacitor when subjected to a change of voltage across its terminal is bounded by
the relation
𝑑𝑑𝑑𝑑

𝐼𝐼 = 𝐶𝐶 𝑑𝑑𝑑𝑑 .

(3-8)

𝑡𝑡

(3-9)

For a constant current, this equation can also be written as
𝐼𝐼

𝑉𝑉 = 𝐶𝐶 ∫0 𝑑𝑑𝑑𝑑.

Now if it were to be that the I refers to a constant ionic current impinging on the gate of the
MOSFET, the change in VGS can now be written as,
𝑉𝑉𝐺𝐺𝐺𝐺 =

𝐼𝐼𝑖𝑖𝑖𝑖𝑖𝑖
𝐶𝐶𝑜𝑜𝑜𝑜

1

𝑡𝑡

× 𝑊𝑊×𝐿𝐿 ∫0 𝑑𝑑𝑑𝑑.

(3-10)

The Cox refers to the capacitance per unit area of a MOSFET, hence it is natural that
𝐶𝐶 = 𝐶𝐶𝑜𝑜𝑜𝑜 × 𝑊𝑊 × 𝐿𝐿,

(3-11)
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and W and L refers to the gate width and length respectively. It should also be noted that current
is simply the rate of flow of charges through a cross section. Hence, Iion can be further written as
𝐼𝐼𝑖𝑖𝑖𝑖𝑖𝑖 =

(𝑛𝑛𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖 × 𝑞𝑞)
𝑡𝑡

,

(3-12)

where nions is the number of ions and q is the fundamental charge constant being equal to 1.602E19 Coulombs.
Now, we know the behavior of a MOSFET in saturation region from Equation 3-1. Also,
we know the gm of a MOSFET from Equation 3-2. If we were to assume that the device has a
Vth of 0V, then combining these two equations, we arrive at Equation 3-13
𝑔𝑔𝑔𝑔 =

𝜇𝜇×𝐶𝐶𝑜𝑜𝑜𝑜 ×𝑞𝑞×𝑛𝑛𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖
𝑡𝑡×𝐿𝐿2

𝑡𝑡

∫0 𝑑𝑑𝑑𝑑.

(3-13)

So the output voltage when a MOSFET is subjected to a constant ionic current is given by
Equation 3-14
𝑉𝑉𝑜𝑜𝑜𝑜𝑜𝑜 = − �

𝜇𝜇×𝐶𝐶𝑜𝑜𝑜𝑜 ×𝑞𝑞×𝑛𝑛𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖
𝑡𝑡×𝐿𝐿2

𝑡𝑡

∫0 𝑑𝑑𝑑𝑑 � × 𝑟𝑟𝑜𝑜𝑜𝑜𝑜𝑜 ,

(3-14)

where rout is the output impedance as provided by the device. Hence, detection and amplification
of an ionic current is indeed possible through the use of a MOSFET. It should also be noted that
the Vout is inversely proportional to square of the gate length. This means that further shrinking
of a MOSFET gate length dimension should yield better results when detecting charged particles.

Signal Amplification and Output
The above discussion on MOSFET has shown us that an electronic circuitry made out of
MOSFETs can be used to acquire ionic signal then subsequently convert and amplify the signal.
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The proposed design does this in two stages after the faraday cup which is shown in Figure 3-9.
The faraday cup that was previously discussed in Chapter 2 serves as the ion receptor. In the case
of the proposed design, the faraday cup is made simple and is simply a strip of metal, preferably
copper – to collect and send the ionic signal to the first stage. A reset switch sits between the
faraday cup and the ground to ensure periodic resetting and clearing of the charges from the gate
capacitor.

Figure 3-9: The proposed ion detector system level design. The Faraday Cup serves as the
ion receptor.
3.4.1

Stage 1: Telescopic Cascode
The first stage of the proposed design consists of a telescopic cascode. Figure 3-10 shows

the telescopic cascode topology. The reason this topology was chosen for the first stage is
because a cascode usually gives the highest gain for a single stage amplifier [9]. Also, due to the
fact that any passive component would introduce more noise to the system when converting the
ionic current to voltage precludes the use of any intermediary between the MOSFET gate and the
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ion source. The design of the telescopic cascode for the purpose of this thesis is explained in the
subsequent chapters.

Figure 3-10: Cascode Gain Stage.

The gain of this configuration is
Gain(Acascode ) =

Vout
Vin

= −gm1 × gm2 (rds1 ||rin2 )(rds2 ||Load),

(3-15)

where rin2 refers to the impedance looking up into the source of M2, as shown in Figure 3-11.
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Figure 3-11: Small Signal analysis model for the cascode gain stage.
3.4.2

Reset Switch
The gate capacitance of the MOSFET that serves as the charge integrator needs to be

cleared periodically. This is to ensure that the MOSFET is ready for another cycle of charge
detection. This switch can be electronic, mechanical or electromechanical, as long as it can serve
the purpose of connecting the receptor gate to a bias so that the accumulated charges can be
cleared.

3.4.3

Stage 2: Low Noise Amplifier
The second stage of the design is a low noise amplifier. As shown in Figure 3-12, a low

noise amplifier is inherently an operational amplifier that linearly amplifies the signal received
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from Stage 1. The noise that the LNA introduces to the system is generally low. References [19]
and [20] will be better able to explain the operation of a CMOS Low Noise Amplifier. For the
SSID, Chapter 4 of this thesis presents the use of discrete and commercially available LNA and
Chapter 6 presents an integrated circuit approach to the LNA where we attempt to fabricate the
LNA along with Stage 1 on the same silicon die.

Figure 3-12: The LNA amplifies the incoming signal with a gain of A.

With the above pieces of information at hand, we can now proceed to design the
proposed scheme. We take two different paths to the design which will be described from here
on.
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4

SSID: THE DISCRETE MOSFET APPROACH

The use of solid state devices such as commercially available discrete MOSFETs has
been attempted before for the SSID design and is presented in much details in [25]. Inspired by
these results, we attempt to fabricate our own discrete MOSFETs in the Integrated
Microfabrication Laboratory (IML) at BYU. The IML at BYU is a class 10 cleanroom facility,
which is capable of fabricating MOSFETs with gate length of 10 micrometers (μm). Reference
[25], being the predecessor to this thesis, presents the fabrication steps involved in making a
MOSFET of 10 μm at the IML, along with the test results obtained from such devices. With the
success of these devices, attempts are made to further improve the minimum gate length
capability to 2 μm.
For the discrete approach of SSID, the 2 μm devices fabricated at the IML is used only
for the amplifying MOSFET of the cascode stage; meaning device M1 in relation to Figure 3-10.
This chapter presents the design and fabrication steps for the 2 μm devices using the available
technology best attuned for gate length of 10 μm. The other devices are all commercially
available devices and will be discussed along the course of this chapter. The recipes for the
process steps discussed in this chapter are listed and better explained in Appendix A. Better
detailed information on semiconductor device fabrication can also be found in [14].
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MOSFET Design and Layout

4.1.1

Fabrication Masksets
As was stated in the section on MOSFETs, we fabricate a MOSFET on a monocrystalline

silicon wafer. The starting silicon wafer is first oxidized so that the entire silicon wafer is
covered by Silicon Dioxide (SiO2). This is called the field oxide. After this step, there were only
three photolithographic masks used for fabricating MOSFETs here at the IML. They are:
1. A mask for opening the gate oxide region
2. A mask for opening the source and the drain region in the field oxide
3. A mask for defining the gate, source and drain contacts

Figure 4-1: Composite image of the three mask overlaid for a 2 μm device.
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These masks were laid out using Cadence Virtuoso Layout Editor and fabricated using
the Heidelberg at the IML. Figure 4-1 presents the bird’s eye view of the 2 μm device mask-set
overlaid. The length and width of the device are 2 μm and 250 μm respectively.

MOSFET Fabrication Steps

4.2.1

Field Oxide Growth
The starting wafer that is used to fabricate MOSFET is pre doped with p- type dopant so

that the substrate is a p- type semiconductor. Next, 2 µm of SiO2 – the field oxide – is grown on
the wafer as shown in Figure 4-2. It should be borne in mind that the field oxide is grown using
wet oxygen and hence is less dense and of lower quality. After the field oxide is grown on the
wafer, Mask 1 is used to open the gate oxide growth region.

Figure 4-2: The field oxide growth step. The SiO2 is 2µm thick.
4.2.2

Gate Oxide Growth
The field oxide that was grown all over the silicon wafer needs to be now etched all the

way down to the silicon level, so that a high quality thermal oxide can be grown from the
exposed region. The gate oxide is different from the field oxide, as it is only 200nm in thickness
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and is grown using dry oxygen – ensuring better quality and dense dielectric. For this, the field
oxide is first etched all the way down to the silicon region using Buffered Hydrofluoric acid
(BHF), which is hydrofluoric acid watered down by 10%. This solution etches silicon dioxide at
a rate of 1µm per minute isotropically. After the proper etching has been achieved and the
opening in the field oxide reaches the silicon level, the wafer is put in the Bruce furnace for
thermal oxide growth. Figure 4-3 depicts these steps.

Figure 4-3: Growing the gate oxide. The thickness is 200nm.
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4.2.3

Defining the Source and Drain Regions

Figure 4-4: Silicon on Glass application and drive in diffusion to dope the source and drain
region.
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After the gate oxide has been grown, it is necessary to open up the source and drain
region. To achieve this step, photoresist is first spun on the wafer then mask number 2 is utilized
to pattern the photoresist, so that the photoresist exposes the target area for impurities diffusion.
Past this step, the wafer is again put in BHF to open up the source and drain region in the gate
oxide. Figure 4-4 (a)-(e) better outlines these steps.
After the source and drain region has opened up in the gate oxide, impurities are
introduced to the silicon wafer through the use of a spin-on glass. The spin-on glass is a liquid
SiO2 solution doped with phosphorus, which is an n type dopant and is spun on at a rate of 1000
rpm for 30 seconds. Following the drive-in diffusion step, these impurities are diffused into the
silicon substrate as shown in Figure 4-4 (f)-(h).

4.2.4

Metallization
After the Source/Drain contact regions have been opened, the wafer is now ready for

aluminum deposition. It should also be noted that there has been set a clearance of 2 μm between
the source/drain doping region and the gate metal layer. This is to ascertain that the lateral
diffusion does not extend below the gate metal region. This is important as we do not want the
diffusion to run into each other since this may cause the device to malfunction.
So, photoresist is first spun onto the wafer and patterned using mask number 3 which
outlines the gate, source and drain contacts. Aluminum is then deposited on the wafer with
photoresist using physical vapor deposition in a planetary deposition chamber. After the
deposition is completed, the unrequired aluminum is lifted off from the wafer. This is achieved
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by leaving the wafer in acetone within an ultrasonic stirrer. After this step we have the
MOSFETs ready for characterization as shown in Figure 4-5.

Figure 4-5: Metallization.
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4.2.5

Gate Metal Pad
The fabricated MOSFET will be later wirebonded onto a printed circuit board (PCB).

This is done using a wedge bonder. For more information on how a wedge bonder works, [24]
and [26] can provide all the necessary details. Hence, a pad is fabricated along with the
MOSFET to make the necessary connection. Since the pad capacitance is in parallel to the gate
capacitance, the total capacitance is the sum of the two capacitances as shown in Figure 4-6.

Figure 4-6: The gate capacitance is in parallel to the pad capacitance. The total capacitance
is the sum of these two capacitances.

The pad is simply a square of aluminum with a length of 100µm and rests directly above
the field oxide which is 2µm in thickness. This forms a metal-oxide-semiconductor (MOS)
capacitor, but for simplicity it will also be treated as a parallel plate capacitor. It should be noted
that this capacitance is added to the gate capacitance as they are in parallel to each other as
shown in Figure 4-6.
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𝐴𝐴𝐴𝐴𝐴𝐴𝑎𝑎

𝑝𝑝𝑝𝑝𝑝𝑝
𝐶𝐶𝑝𝑝𝑝𝑝𝑝𝑝 = 𝜀𝜀𝑆𝑆𝑆𝑆𝑂𝑂2 × 𝑡𝑡ℎ𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑠𝑠
,

(4-1)

𝑆𝑆𝑆𝑆𝑂𝑂2

𝐶𝐶𝑝𝑝𝑝𝑝𝑝𝑝 = (3.9 × 8.85𝐸𝐸 − 12) ×
𝐶𝐶𝑝𝑝𝑝𝑝𝑝𝑝 = 172.58𝐸𝐸 − 15 𝐹𝐹.

(100𝐸𝐸−6)2
2𝐸𝐸−6

,

(4-2)
(4-3)

Similarly,

𝐴𝐴𝐴𝐴𝐴𝐴𝑎𝑎𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔

𝐶𝐶𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔 = 𝜀𝜀𝑆𝑆𝑆𝑆𝑂𝑂2 × 𝑡𝑡ℎ𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑠𝑠

𝑆𝑆𝑆𝑆𝑂𝑂2

𝐶𝐶 = (3.9 × 8.85𝐸𝐸 − 12) ×
𝐶𝐶𝑝𝑝𝑝𝑝𝑝𝑝 = 86.28𝐸𝐸 − 15 𝐹𝐹.

,

(4-4)

(2𝐸𝐸−6×250𝐸𝐸−6)
200𝐸𝐸−9

,

(4-5)
(4-6)

Therefore,

(4-7)

𝐶𝐶𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡 = 𝐶𝐶𝑝𝑝𝑝𝑝𝑝𝑝 + 𝐶𝐶𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔 = 258.86𝐸𝐸 − 15𝐹𝐹.
MOSFET Characterization

4.3.1

Wafer Probing
The wafer with MOSFETs are characterized using the four-point probe micromanipulator

as shown in Figure 4-7. This system measures the changes in voltage across the drain-source
terminal and the drain current when the voltage across the gate-source terminal is varied. The
micromanipulator is connected to National Instrument’s LabView system, whereby the drain
current and other voltage measurement is made possible. This system plots the drain current as a
function of drain voltage parameterized through gate voltage and this result can be further
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exported as a comma separated value file. Through MatLab, it is then possible to calculate the
average transconductance of a MOSFET in the active region.
Through the same system, threshold voltage curves can be obtained as well. As was
discussed in Chapter 2, the threshold voltage is the voltage above which the MOSFET actually
starts conducting a significant amount of current. Example transconductance curves are shown in
Figure 4-9 and Figure 4-8 shows us the threshold voltages of some of the fabricated devices.

Figure 4-7: MOSFET test setup to obtain the parametric curves.
4.3.2

Transconductance Measurement
After the MOSFET parametric curves are obtained from National Instrument’s LabView

software, calculating the transconductance is relatively easy. Since the gate voltage is swept at a
constant difference of 2 volts,
(4-8)

∆𝑉𝑉𝐺𝐺𝐺𝐺 = 2𝑉𝑉.
38

So, if we can keep the VDS constant at a certain value in the active region, we can take the
change in ID for each VGS as
(4-9)

∆𝐼𝐼𝐷𝐷 = 𝐼𝐼𝐷𝐷 (𝑎𝑎𝑎𝑎 𝑉𝑉𝐺𝐺𝐺𝐺2 ) − 𝐼𝐼𝐷𝐷 (𝑎𝑎𝑎𝑎 𝑉𝑉𝐺𝐺𝐺𝐺1 ).

Figure 4-8: The threshold voltage curves for some of the fabricated MOSFETs. The point
at which the dotted red line crosses the VGS axis can be considered as the threshold voltage.
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Figure 4-9: The VDS versus ID curve for the fabricated MOSFET.
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Since we have five distinct curves as shown in Figure 5-6, we have five distinct gm
points for each value of Vgs: -2V, 0V, 2V, 4V and 6V; so the average gm is the average of the
gm produced by these curves. Therefore,
∆𝐼𝐼

𝐷𝐷
𝑔𝑔𝑚𝑚𝑎𝑎𝑎𝑎𝑎𝑎 = ∑6𝑉𝑉
| 𝑉𝑉𝐷𝐷𝐷𝐷 = 𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐 .
𝑉𝑉𝐺𝐺𝐺𝐺 = −2𝑉𝑉 ∆𝑉𝑉
𝐺𝐺𝐺𝐺

(4-10)

Using the above equation in MatLab along with the gm curves for the MOSFETs on the wafer,
we can arrive at a range of gm throughout the wafer. One such sample is shown in Figure 4-10.

Figure 4-10: The transconductances derived from the curves shown in Figure 4-9.
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SSID System Design

4.4.1

The Telescopic Cascode
After the devices have been characterized with MatLab, the selection of the MOSFET for

the telescopic cascode construction is made simple. The MOSFETs that have the highest
transconductances are chosen for our purpose. In Figure 4-11, M1 represents the MOSFET
chosen as the amplifying device. ALD110900 [23] is added as the device M2 in the circuit. The
bias points for the devices is selected on a trial and error basis as the devices could not be
properly simulated for better results and is variable depending on the device selection for M1. A
resistive load of 10kΩ is added to the circuit as shown in the figure for load.

Figure 4-11: Stage 1 for the SSID discrete approach. The MOSFET fabricated at the IML
is depicted as M1.
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4.4.2

The Low Noise Amplifier
As was discussed before, the second stage for the detector is a low noise amplifier. For

the discrete approach, the LNA that was employed was a commercially available amplifier. For
best results, the LNA that was chosen had a noise profile of 6nV/√Hz. These amplifiers –
AD8610 - are developed by Analog Devices, Inc. Figure 4-12 presents the circuit schematic of
this stage.

Figure 4-9: Stage 2 for the SSID discrete approach.

The op-amp is configured to have a gain of 100V/V in an inverting mode. Also, in
addition to the resistors to set the gain, capacitors are also employed to define the bandwidth.
This is to ensure that the SSID circuit filters out as much noise as possible. Since we have a
capacitor C1 in series with R1, this sets the lower corner frequency and the feedback capacitor in
conjunction with the feedback resistor sets the upper corner frequency of this circuit. Equations
4-11 through 4-13 summarize the lower corner frequency while Equations 4-14 through 4-15
summarize the upper corner frequency.
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1

𝑓𝑓 = 2𝜋𝜋𝜋𝜋𝜋𝜋 ,

(4-11)
1

𝑓𝑓𝑙𝑙𝑙𝑙𝑙𝑙−𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐 = 2𝜋𝜋(33𝑘𝑘Ω)(560pF) ,

(4-12)
(4-13)

𝑓𝑓𝑙𝑙𝑙𝑙𝑙𝑙−𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐 = 8.612𝑘𝑘𝑘𝑘𝑘𝑘.
1

𝑓𝑓ℎ𝑖𝑖𝑖𝑖ℎ−𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐 = 2𝜋𝜋(3.3𝑀𝑀Ω)(1pF) ,

(4-14)
(4-15)

𝑓𝑓ℎ𝑖𝑖𝑖𝑖ℎ−𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐 = 48.23𝑘𝑘𝑘𝑘𝑘𝑘.

Figure 4-10: The complete discrete version of SSID.
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4.4.3

The Reset Switch

Figure 4-11: Off chip mechanical switch.

The reset switch for this version of SSID utilizes a commercially available mechanical
switch. These switches are produced by Pickering Inc. and require a voltage of 3.3V to turn on.
The switch is capable of switching 0.5mA at the most in its on state. In the schematic shown in
Figure 4-14, terminal 1 is the clock signal, terminals 2 and 4 are ground and terminal 3 is
connected to the faraday cup. This switch, as shown in Figure 4-13, sits between the faraday cup
and ground for periodic clearing of the charges.
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5

THE DISCRETE APPROACH – TEST RESULTS AND ANALYSES

The Printed Circuit Board
Figure 5-1 shows the printed circuit board layout as was designed for the discrete
approach. This PCB was designed using Eagle PCB Design tool.

Figure 5-1: Composite image for the discrete MOSFET SSID printed circuit board.
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5.1.1

Wirebonding and Packaging
The single MOSFET is mounted onto the PCB using a silver epoxy paste. This makes a

conductive connection between the substrate of the single transistor and the ground of the PCB.
The source, drain and gate of the transistor is connected to the PCB through a wirebond that is
done through a wedge wirebonder. The wedge wirebonder makes an ultrasonic bond of an
aluminum wire onto both the pads of the transistor and the pads of the PCB. The PCB is then
populated using proper values of capacitors, resistors, and other required circuit components.
Following this step, the populated board, as shown in Figure 5-2, is then ready for testing and
further characterization.

Figure 5-2: The PCB with the 2 μm MOSFET mounted and wire-bonded.

The circuitry is originally intended for ionic input and our lack of a reliable and
calibrated ion source disables us from doing any ionic tests. However, the circuitry can still be
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tested with a voltage source and characterization of the gain and other parameters can still be
made possible. This chapter describes the technique that was followed in obtaining the gain of
the system and the estimated count of charged particles that can be read through the design.
Figure 5-3 presents the top level diagram for the board testing. The parameter of interest
to us is the gain of the entire system and the noise of the system. Figure 5-4 presents the output
of the system as generated through the test setup and Figure 5-5 shows the input-output relation
for the SSID discrete system.

Figure 5-3: Test setup for the discrete version of SSID.

The signal that is fed into the SSID circuitry is a DC signal switched to ground via the
reset switch at a certain frequency. Also, the noise inherent in the system is extracted through the
same setup. This parameter enables us to say exactly how much ion signal needs to be fed into
the system to overcome the input referred noise.
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Figure 5-4: Output from the discrete SSID system for input below 1mV.

Figure 5-5: Input – Output characteristic for the SSID system showing a gain of 475 V/V.
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Noise Estimation
The noise performance is calculated using the output of the test setup of Figure 5-3
without any input stimulus. The standard deviation of this output gives us the RMS noise of the
system. Dividing this value by the gain of the system gives us the input referred noise of the
system. The sensitivity of the design can then be calculated using the input capacitance and the
RMS value of the input referred noise. The sensitivity of the SSID discrete system is calculated
to be at 52 particles. Figure 5-6 presents the histogram of the output referred noise output.

Figure 5-6: Output noise histogram of the discrete SSID system.
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6

SSID: THE INTEGRATED CIRCUIT APPROACH

With the proposed design explained in Chapter 3 in mind, we now proceed to design the
SSID system of Figure 3-9 in Cadence design suite. We first look at each stages individually at a
schematic level before proceeding to explain the circuit from a system level. We then look at the
chip layout of the design and compare the schematic and the layout simulation results. As we
now have access to complementary MOS (CMOS) technology, the discrete approach as
explained in Chapter 4 can be heavily improved upon; we are now attempting to fabricate the
entire system on a silicon die, as opposed to using individual MOSFETs and commercial LNA.
The design, after verification of operation, was fabricated by ON Semiconductor using their
180nm gate length process. The testing of the hence received silicon dies will be explained in the
subsequent chapters.

Stage 1: The Telescopic Cascode

6.1.1

Design
Figure 6-1 shows the circuit schematic of the first stage in this approach. The MOSFETs

are all labeled as M. In this topology, M1, M2, M3, and M4 form the totem of the telescopic
cascode – M1, M2 being NMOS; M3, M4 being PMOS. As can be seen in the figure, the output
of this stage is connected to the gate of M4 via a low pass filter. Thus, it forms a feedback loop,
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whereby the movement of the output bias is now inversely related to the drain of M4 through its
gate.
It should be noted that all resistors marked as R in the figure are pseudoresistors and the
value of capacitors marked as C is 1pf. The pseudoresistor is supposed to have a very high
resistance, thus forming a low pass filter of very low bandwidth along with C. This will make for
a very good AC block. The AC block in the feedback means that only DC values are coupled,
but not AC signal. The importance of this filter is seen, when it is placed between input VI and
the bias generator for M1, M5. When the switch turns off, we do not want the charges on the
input pad to change the bias for M1. The same AC block is also found in between M6 and M2
and M7 and M3 for the same reason.
Now, if the circuit is to be biased in the middle of the rail for maximum swing, the output
needs to be biased at around 900mV – meaning M2 and M3 need to be sized and biased
accordingly. M7 and M8 respectively bias these devices.
The switch S1 controls the periodic clearing of the charges accumulated at the gate of
M1. When the switch turns on, the bias value of M5 i.e. 700mV appears on the gate of M1.
When the switch is turned off, M1 is ready for ionic signal – still biased at 700mV. M2 and M3
set the dynamic range of this stage and are appropriately sized and biased to achieve the
maximum dynamic range being 500mV. This stage is designed to pull around 3mA from the
power source and the biasing of M1 through M5 ensures this requirement is met.
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Figure 6-1: Stage 1 for the integrated approach. The resistors are all pseudoresistors as
described in [21].
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The Reset Switch
As stated in Chapter 3, the reset switch clears the charges from the gate capacitor. Since
this switch can be either electronic or mechanical, the stage 1 layout can be modified such that it
can be used in either scenario. Here we talk about the two switch being incorporated in the
design. The results, however are shown only of the on chip switch version.

6.2.1

On Chip Electronic Switch
The on chip electronic switch is simply a CMOS transmission gate controlled by a

complementary pair of clock signals [14]. Figure 6-2 shows the schematic for the on chip switch.
This switch sits between M1 and M5 as was described in the previous section. The control signal
comes from an external clock signal which goes through two Schmidt triggers – S1 and S2, and
two inverters – I1 and I2. The output from I1 gives the control signal to the PMOS and I2 gives
the control signal to the NMOS of the switch. These two signals are inherently complementary.
When the switch is turned off, M1 in Figure 6-1 is ready for ion accumulation and, when the
switch is turned on, the thus accumulated charges can get discharged through it.
Apart from the reset switch, the same on chip electronic switch also sits in between VP
and VPC [Figure 6-1], and in between VIN and Vout [Figure 6-9]. It should also be noted that
these switches are present on the chip regardless of the type of reset switch employed. Figure 6-3
shows the layout of this switch.
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Figure 6-2: On chip electronic switch.

Figure 6-3: On chip electronic switch layout.
6.2.2

Off Chip Mechanical Switch
Removing the reset switch from the layout makes Stage 1 compatible with an off chip

mechanical switch. The switch employed for this substitution is the same as the one explained in
the discrete version of the design [Figure 4-14].
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Input Pad
The pad that is connected to the faraday cup needs to have as low of a capacitance as
possible. This reasoning is again due to Equation 4-3 and the fact that this capacitance is added
to the gate capacitance. Hence the bond pad as shown in Figure 6-4 was developed. This bond
pad is 83 μm x 54 μm in dimension and has a capacitance of 51fF, as was extracted from
Cadence. It should be taken into consideration that this pad consists of no anti electrostatic
discharge measures as adding these devices to the pad would increase its capacitance.

Figure 6-4: Input pad for SSID integrated version. This is the pad onto which the faraday
cup will be wirebonded. The capacitance of this cap is a simulation extracted 51fF.
Layout
Figure 6-5 shows the layout of the first stage.
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Figure 6-5: Stage 1 layout for the integrated approach. The mechanical version simply
lacks the part annotated as Switch in the figure.
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Simulation Results
Three types of simulation on each stage- the AC simulation for gain and bandwidth, the
noise simulation for the output referred noise, and a transient signal with the frequency in the
bandwidth. Figure 6-6, Figure 6-7 and Figure 6-8 show the three analyses respectively.

Figure 6-6: Simulation result for Stage 1 as obtained from Cadence. Here we have a
simulated gain of 39.81dB and a bandwidth of 12.98MHz.
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Figure 6-7: Output referred noise performance.
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Figure 6-8: Transient Simulation for Stage 1.
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Stage 2: The Low Noise Amplifier

6.6.1

Design
Figure 6-9 shows the circuit schematic of the second stage of the proposed integrated

design. This is fundamentally a two stage amplifier where M10 performs the duty of setting the
bias current for both the differential pair of M8 and M9 and also of M14. Hence, the diode
connected NMOS current sink M10 pulls 1.1mA current. The differential pair forms the first
stage of this design and has an active load of M12 and M13.
The output of the first stage is fed to the gate of PMOS M14 which along with M15
forms a common source stage as the second stage. Since this amplifier is used exclusively for the
second stage of a detector, the dominant pole of the amplifier can be compensated externally via
the output capacitive load – which is specified to be at 200nF. The load capacitor is also off chip
and sets the dominant pole in the AC analysis. The circuit is simulated to have a gain of 39.2dB
in the closed loop consisting of Cs and Cf. The stability of this stage is proven when we attempt
to use this amplifier for unity gain. Turning on the switch S1 shorts the feedback loop – through
the signal obtained from VZ as we would like to pleasantly alternate between unity gain and the
40dB gain. This feature will be later utilized when we use the integrated two stages for ionic or
electronic current amplification.

6.6.2

Layout
The transistor level layout of this stage is presented in Figure 6-10.
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6.6.3

Simulation Results
Figure 6-11 presents the simulation result for this stage showing the gain and bandwidth.

Output referred noise performance is given in Figure 6-12 and the transient analysis is shown in
Figure 6-13.

Figure 6-9: Circuit Diagram for Stage 2.
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Figure 6-10: Layout for Stage 2.
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Figure 6-11: Simulation result for Stage 2 as obtained from Cadence. The result is a gain of
39.31dB and a bandwidth of 8.21 kHz.
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Figure 6-12: Output referred noise performance for Stage 2.
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Figure 6-13: Stage 2 - Transient Simulation.
System Integration and Layout
After the individual stages have been shown to work independently on their own, we now
proceed to integrate the two stages and create a complete chip level design. Figure 6-14 shows
the complete transistor level system schematic of the design. The layout for the complete
integrated system is shown in Figure 6-15. Metal traces that are deemed crucial such as power
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and ground lines are connected using topmost metal layer - to reduce any stray capacitance and
thicker than other less crucial traces to reduce IR losses.

System Level Simulations
As the individual stages are now integrated into one system, we hope to achieve 80dB of
gain. This is because the two stages are linear time independent systems and their cascade should
produce a gain of their individual gains added in decibels. It should also be considered that the
output noise of the first stage will be amplified by the second stage and added to the noise of the
second stage. The tests results have been obtained via the simulation of the integrated design
along with the bondpads as shown in Figure 6-14. Since the bare dies will later be wirebonded
onto a PCB- as in the discrete case, the bond wire inductance has also been taken into account
and nominated as 1nH. The required decoupling capacitors between the power and the DC bias
generators have been properly placed.
Apart from the gain and bandwidth simulation [Figure 6-16], a noise simulation is also
needed to better characterize the system. The noise simulation gives us an idea of the inherent
noise in the system. This is important as the ionic signal that goes into the detector should
overcome the noise in the system to be read. Figure 6-17 shows the noise simulation as obtained
from Cadence which has both the spectral noise density and the integrated noise in the system.
The spectral noise basically shows the energy of different frequencies in the system while the
integrated noise gives us the root mean square value of all the noise components in the system.
Figure 6-18 shows the transient analysis for the system with a voltage pulse as the stimulus.
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70
Figure 6-13: Complete system schematic

Figure 6-14: Complete system level layout.
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Figure 6-15: System level simulation showing a gain of 80dB.
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Figure 6-16: Output referred noise simulation.

73

Figure 6-17: System level transient analysis. The second stage is set to a gain of 40dB.

As per the simulation of Figure 6-16, it is shown that the maximum noise component is
81.264mV/√Hz at 217.342 mHz. The spectral noise density is converted to integrated noise using
the following relation [19]
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𝑓𝑓

𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛−𝑅𝑅𝑅𝑅𝑅𝑅 = �∫𝑓𝑓 2(𝑆𝑆𝑆𝑆𝑆𝑆)2 𝑑𝑑𝑑𝑑 ,

(6-1)

1

where SND is the spectral noise density usually in V/√Hz. Using this relation, Cadence tells us
that the integrated output referred noise is 168.687mVRMS. Now, this number can be converted to
number of noise equivalent particles (NEP) using the following relation:
𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛−𝑅𝑅𝑅𝑅𝑅𝑅(𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜 𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟) = 168.687𝑚𝑚𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 ,

(6-2)

𝑉𝑉

since,

𝐺𝐺𝐺𝐺𝐺𝐺𝑛𝑛𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠 = 10,000 𝑉𝑉.

𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛−𝑅𝑅𝑅𝑅𝑅𝑅(𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖 𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟) =

𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛−𝑅𝑅𝑅𝑅𝑅𝑅(𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜 𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟)
𝐺𝐺𝐺𝐺𝐺𝐺𝑛𝑛𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠

168.687𝑚𝑚𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅

(6-3)

,

(6-4)

.

(6-5)

𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛−𝑅𝑅𝑅𝑅𝑅𝑅(𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖 𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟) = 16.8 𝜇𝜇𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 .

(6-6)

𝐶𝐶ℎ𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎 = 𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶 × 𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉,

(6-7)

𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛−𝑅𝑅𝑅𝑅𝑅𝑅(𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖 𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟) =

𝑉𝑉
𝑉𝑉

10,000

Therefore,

And since,

𝐶𝐶ℎ𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎(𝑄𝑄) = 119𝑓𝑓𝑓𝑓 × 16.8 𝜇𝜇𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 .

(6-8)

therefore,

𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁 𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸 𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃(𝑁𝑁𝑁𝑁𝑁𝑁) =

119𝑓𝑓𝑓𝑓 × 16.8 𝜇𝜇𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅

𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁 𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸 𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃(𝑁𝑁𝑁𝑁𝑁𝑁) = 12.

1.602𝐸𝐸−19
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,

(6-9)
(6-10)

So, as per the simulation, we can be assured that the detector should be able to detect
anything above 12 ions – at room temperature and with a supply of 1.8V.

6.8.1

Layout and Parasitics Extracted Simulations
The layout of any integrated circuit can be done in Cadence Virtuoso layout tool. This

tool writes the chip in layers from which device fabrication mask sets can be produced– as talked
about in Section 4.2, but with more layers. The process node used to fabricate the SSID chip
consists of 5 metal layers – with dielectric layers in between. Thus it is very natural for the
design to have parasitic capacitances. These parasitic capacitances can also be extracted using
the layout tool. It should be regarded that the stray capacitances might cause the gain of the
stages to degrade. Figure 6-19 shows the comparison of schematic simulation versus parasitics
extracted simulation. This tool can also quantitatively tell the capacitance at each node of the
circuit. Table 6-1 has been obtained from Cadence – tells us the capacitance of node VI. The
node VI is important to us as it follows Equation 4-7 and is added to our MOSFET gate
capacitance. The gate capacitance is not extracted by the tool and is calculated manually based
on the process specification.
According to the process specifications, the process adds a stray capacitance of 5fF per
square. Hence, for a MOSFET M1 and node VI in conjunction gives a capacitance of 119E-12F.
In reference to the simulation results in the previous chapter, all the simulations were done with
the parasitics extracted as discussed in this subsection.
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Table 6-1: Parasitics Extraction Results.
Node

Extracted
Capacitance(F)

VSS

1.1521E-13

VInRes

2.4830E-13

VP

2.4836E-13

VPC

2.5316E-13

VBRes

2.4834E-13

VZ

2.3870E-13

VRes2

2.4834E-13

VRes1

2.4742E-13

Vout

2.4834E-13

VDD

7.7402E-12

ClkG

2.5164E-12

VI

6.5051E-12

VI-Pad

5.1014E-14
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Figure 6-18: Parasitics extracted simulation comparison.
6.8.2

Corner and Monte Carlo Simulations
When the chip gets fabricated in a commercial fabrication plant, the devices might run

into process, temperature and voltage related variation. Besides these variations, the circuitry is
not immune to random mismatch between devices. The corner and Monte Carlo simulation takes
these variables into account and presents the robustness of the design.
Since the design was originally meant to work at room temperature, the temperature
variation can be disregarded. Also, since it is assumed that the end user will be providing all the
necessary voltage power input, the voltage variation can also be disregarded. This leaves us with
only the process variation to be taken into careful consideration. Also, since the design utilizes
on chip capacitors, it would be good to include their variation results as well. The corner run
parameters are summarized in Table 6-2 and the simulation results are shown in Figure 6-20.
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Table 6-2: Corner Run Parameters.
Corner Variable

Range

MOS and Parasitics

Fast, Slow, Fast n –
Slow p, Fast p – Slow n

Capacitors

High, Low

Resistors, Zener

Typical

Device Models

Advanced SOA

Figure 6-19: Design corner simulation results.
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The Monte Carlo run results for 100 random samples is presented in Figure 6-21. The
mean is expected at 78.83 dB and the standard deviation for the system gain is resulted at
1.22dB.

Figure 6-20: Monte Carlo simulation results for 100 samples.
6.8.3

Voltage Switching Simulation
Since the design has two switches, one in each stage, it is important to ascertain that the

two switches work as they are intended. Figure 6-22 shows the output of the design when
simulated with an input of 20 µVpp with the two switches periodically switched on and off.
As the simulation results show, we get a gain of 80dB when both the switches are turned
off. This is as expected and will serve as a checkpoint for the real test.
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Figure 6-21: Voltage switching simulation for SSID integrated.
6.8.4

Current Input Simulation
The proposed design is intended for an ionic signal input. An ionic signal is simply the

rate of flow of charge particle across a given cross section. Hence, an ionic signal can be
represented as a current source, when simulating the behavior of the circuit under an ionic
stimulus. Figure 6-23 shows the behavior of the circuit as was simulated with a current source
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tied to the input. The current signal is set at 100 fA and is turned on only when the unity gain
control and the reset signal are both low. This is to ascertain that the charge injection caused
during reset switching does not get amplified by the second stage.

Figure 6-22: Current input simulation.
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In essence, first the reset clock goes low, followed by the unity gain control of the second
stage going low after a slight delay, then finally the current signal is turned on. As can be seen
from the simulation, a 100fA current into the gate of the amplifying gate produces an overall
output of around 200mV leading to a transimpedance value of 200E12 V/A. The overall output
shows that the circuit successfully integrates the ionic input into the circuit.
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7

THE INTEGRATED APPROACH – TEST RESULTS AND ANALYSES

The design was fabricated in ON Semiconductor’s 180nm process after having proven its
functionality and robustness. This chapter will talk about the findings and result found on testing
the bare dies. Although we have two versions for the first stage i.e. the switch, we only present
the electronic switching side. Since the access to extra sensitive oscilloscope were unavailable,
all the input signal below 2mV in the test images have been taken separately. The fact that an
oscilloscope probe has its own capacitance that might get added to the input- inherently loading
the amplifier from the input side- discourages any input side probing.

Chip Tapeout
Figure 7-1 shows the layout of the chip consisting of the two version of the integrated
SSID along with the bonding pads. The chip has a dimension of 3mm x 3mm. This die is
received in bare form, which will be later wirebonded to a PCB.
It was observed that the north or the south side by themselves were ringing at 200 mHz,
which the simulation tool did not show. Hence, it was necessary to jump from north to the south
side; jumping from Stage 1 to Stage 2 through the pad VP during the testing procedures. This
counteracted the ringing problem; rendering the design stable.
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Figure 7-1: The chip containing the SSID system as obtained from ON Semiconductor. The
north side contains the version with the Electronic switch whereas the south side contains
the mechanical switch version. The east and the west side or the area shaded in red has no
relation to either versions of the design.
The Printed Circuit Board
A printed circuit board is needed to package the chip along with its circuitry and to serve
as an interface to receive ionic signals and output electronic signals. Figure 7-2 presents the PCB
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design for this purpose. The PCB was designed using Altium Designer Suite, then spun out to
Quick Turn Circuits in Salt Lake City, UT for fabrication.

Figure 7-2: Composite image of the PCB designed for the integrated version. This PCB was
designed in Altium Designer and has 8 mils as the trace thickness. Notice the location of the
faraday cup is to the right where no ground trace runs parallel to it.
Wirebonding and Packaging
The bare die is mounted on to the PCB with silver epoxy paste. The silver epoxy makes a
conductive path from the substrate of the die to the PCB ground. Since the bare die has no
connection of its own to the traces on the PCB, a manual wedge bonding is done which takes an
aluminum wire from the bonding pads on the chip to the bonding pads on the PCB. A quick five87

minute epoxy may be safely put on the wire-bonds to protect any accidental disbonding. After
this, the PCB is populated with the prescribed circuit element values. The board is then ready for
testing and characterization [Figure 7-3].

Figure 7-3: Wirebonding and packaging of the SSID chip. The blow-up shows the
wirebonds.
Stage 1 Tests
Stage 1, as per the simulation, is intended to have a gain of 40dB. However, there seems
to be a slight reduction of both gain and bandwidth from the simulated value [Figure 7-4].

88

Figure 7-4: Gain and bandwidth measurement from the first stage.
Stage 2 Tests
Stage 2 works in two different condition. The first is when the switch in the feedback is
turned off. This leads to a gain of 40dB in the simulation. The second is with a gain of 0dB when
the switch is turned on. Figure 7-5 shows the output of Stage 2 in the former situation and Figure
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7-6 shows the output in the latter scenario. This stage seems to be much closer to the simulated
value compared to Stage 1.

Figure 7-5: Output from the second stage showing a gain of 34.78dB and a bandwidth of
10.1 kHz. The switch that controls the unity gain is turned off.
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Figure 7-6: Results of unity gain as achieved on turning on the feedback switch for Stage 2.
System Tests

7.6.1

Ringing
The time domain analysis in Figure 7-7 shows the oscillations seen from using only one

side of the SSID, viz. north or south in isolation. The ringing was found to be at 2 mHz in
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frequency. The primary candidate for this problem showing up is the lack of isolation structures
in the layout between the two stages.

Figure 7-7: Ringing effect as seen from one single side of the chip. The energy of the ringing
frequency appears around 20dB higher compared to the 60Hz signal.
7.6.2

Combatting the Ringing
To counteract this ringing problem, it was imperative to use one side of the chip for Stage

1 and the other side for Stage 2. Basically, we jump from one version of the SSID to the other
through the connection available on the printed circuit board, which has been properly designed
to incorporate this solution; Figure 7-8 shows the gain and bandwidth as obtained from using the
north side for Stage 1 and south side for Stage 2- the two connected via the pad VP.
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Figure 7-8: Complete system gain and bandwidth.
Noise Performance
The noise performance and the noise equivalent particle (NEP) calculation for the design
is similar to Section 5.2. Figure 7-9 shows the histogram of the noise output. Since we have all
the required parameters, the NEP is calculated as was explained in Equation 6-7. This gives us an
NEP of 14 particles.
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Figure 7-9: Histogram of the noise output for SSID integrated.
Voltage Switching Tests
The circuit has two switches that control the operation of the circuit; being ClkG for the
reset, and VZ for the unity gain of the second stage. The input is kept the same as in Figure 7-8,
but the switching is done through two synchronized clock signals. Figure 7-9 shows this setting
and the output as was received. Since the silicon testbench result, for the system, show a
degradation of around 10V/V from the simulated result, the same result is expected when the
input stimulus is 10 times higher than in Figure 6-22. Hence, the design is tested with a stimulus
of 200 µVpp at 2 kHz. This gives us the result as shown in Figure 7-10 which can be compared
to the voltage switching simulation as was presented in Section 6.8.3.
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Figure 7-10: Switching the ClkG and VZ switches in the circuit.
Circuit Housing and RF Pickup Tests
The complete packaged board is required to operate in vacuum and as such, requires a
metal box to house the PCB. The thus required metal box is constructed at the Precision
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Machining Lab (PML) at BYU. Figure 7-12 shows the schematic of this box as was received
from the PML.

Figure 7-11: Test for RF Pickup.

The metal box that holds the SSID IC PCB should filter out as much RF signal as
possible. This is because the MS system has its own RF coil that it uses for ion generation. The
signal produced by this RF source can cause much havoc on the input side – inherently acting as
a noise source. Hence the metal box is kept in the presence of an RF coil. The RF signal is swept
from 200V to 1000V and the output obtained from the PCB is recorded. Figure 7-11 shows the
result of this experiment. These experiments were run at the Perkin Elmer facility at American
Fork, UT.
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Figure 7-12: Schematic of the metal box to house the PCB.

8

CONCLUSION

Summary
The design for the solid state ion detector, as has been described through this thesis, can
be concluded to show much promise. The performance of the design can be summarized using
Figure 8-1. This figure shows the performance of these versions of SSID, along with the results
obtained previously that are described in much detail in [25]. Due to the lack of a calibrated ion
source, we were unable to show the field performance of these devices. However, if we were to
use Figure 8-1 as our roadmap, the design explained in this thesis can certainly be considered to
be better candidate than the more popular detection schemes for portable mass spectrometers.

Future Work
There is still a great deal of improvement that can be done to the current design – both
from integrated and discrete point of view. We talk about some of the ideas for future work here.

8.2.1

Both Stages Functioning on the Same Side
As was previously mentioned, the single side of the IC is oscillating for some reason. The

leading contender is the lack of isolation between the stages at the silicon level. The two stages
can be isolated using advanced layout techniques such as the use of guard rings around each
stage. Apart from the oscillation problem, it would certainly be good to find the missing gains
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from both the stages as getting up to a gain of 80dB would certainly mean better detectability for
the SSID system.

Figure 8-1: Capacitance versus sensitivity graph.
8.2.2

Threshold Voltage Modulation
It is a well-known fact that charges embedded in the gate oxide region of a MOSFET

changes the threshold voltage of the device [13]. This change in threshold voltage can manifest
in the overall gain of the MOSFET through Equation 3-2. If the charges that change the
threshold – in essence the gain modulator – of the MOSFET were to be the ionic signal, the gain
of a MOSFET can then be modulated in real time based on the incoming ionic signal. The SNR
would be higher if higher carrier frequencies could be used.
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8.2.3

Create an Array of Detectors
The SSID was originally conceived as an array detector. It would certainly be a great

improvement if the design can be moved onto a detector array. The use of a detector would make
spatial variation readouts possible as well. This would certainly be of great development as we
can obtain data from two dimension; being time and space.
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APPENDIX A.

MOSFET FABRICATION RECIPES

This section presents the recipes for fabricating the MOSFETs discussed in Section 4.2.
All the entities discussed in this section pertains to the ones found in the Integrated
Microfabrication Laboratory at Brigham Young University, Provo, Utah.

A.1

Photolithography
The photoresist used in MOSFET fabrication was AZ3330. Following are the steps to

apply this resist onto a wafer.
1. Photoresist Application
a. Bake the wafer in the dehydration bake oven for 5 to 10 minutes at 150°C.
Cleaning the wafer with acetone and isopropyl alcohol is generally recommended
to ensure that no organic element gets into the oven. This step helps with the
photoresist adhesion.
b. Place the wafer on the chuck of the Laurell Spinner with the vacuum on.
c. Spin 3 drops of HexaMethylDiSilazane(HMDS) onto the wafer at 5000
revolutions per minute for 1 minute.
d. Place around 45 drops of AZ3330 photoresist at the center of the wafer then spin
the wafer at 5000 rpm for 1 minute.
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2. Soft-bake the wafer on a hot plate for 1 minute at 90°C.
3. Ultraviolet light exposure
a. After letting the wafer cool for some time, place the wafer in the Karl-Suss
aligner with the desired mask.
b. Expose the wafer to the UV light through the mask for 10 seconds at 175 watts.
4. Photoresist development
a. After the exposure, we develop the wafer in 300MIF, until the photoresist is
cleared from the desired area. A microscope inspection is usually done to
ascertain proper development
b. Rinse the wafer in water then blow it dry with nitrogen air.
c. If the development is successful, a hard baking is performed for 1 minute at
110°C.
d. If the next step is to etch the exposed area underneath the now hardened
photoresist, a plasma descum is usually performed on the wafer in the PE2 plasma
etcher.
5. Photoresist removal
a. The photoresist can be removed from the wafer with acetone followed by
isopropyl alcohol. This can be done anytime if defects are found in the photoresist
during application, exposure, or development.
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A.2

Furnace Recipes
The steps for field oxide growth, gate oxide growth, drive in diffusion, and anneal require

high temperature and hence demand the use of furnace. Here we present the process recipes for
Bruce furnace which operates through a 9 step recipe that are programmed into the furnace itself.
All time values have been calculated through [24].

Table A-1: Field Oxide Growth Steps.
Step Name
Push
Stabilization
Ramp-up
Stabilization
Dry Oxygen
Wet Oxygen
Ramp-down
Stabilization
Pull

Duration
(HH:MM:SS)
00:04:00
00:00:01
00:42:00
00:20:00
00:00:01
08:16:00
01:15:00
00:00:01
00:04:00

Gas
Nitrogen
Nitrogen
Nitrogen
Nitrogen
Oxygen
Wet Oxygen
Nitrogen
Nitrogen
Nitrogen

Temperature
(°C)
850
850
1100
1100
1100
1100
850
850
850

Table A-2: Drive-In Diffusion Steps.
Step Name
Push
Stabilization
Ramp-up
Stabilization
Dry Oxygen
Wet Oxygen
Ramp-down
Stabilization
Pull

Duration
(HH:MM:SS)
00:04:00
00:00:01
00:42:00
00:20:00
02:00:00
00:10:00
01:15:00
00:00:01
00:04:00

Gas
Nitrogen
Nitrogen
Nitrogen
Nitrogen
Oxygen
Wet Oxygen
Nitrogen
Nitrogen
Nitrogen
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Temperature
(°C)
850
850
1100
1100
1100
1100
850
850
850

Table A-3: Gate Oxide Growth Steps.
Step Name
Push
Stabilization
Ramp-up
Stabilization
Dry Oxygen
Wet Oxygen
Ramp-down
Stabilization
Pull

Duration
(HH:MM:SS)
00:04:00
00:00:01
00:42:00
00:20:00
02:53:00
00:00:01
01:15:00
00:00:01
00:04:00

Gas
Nitrogen
Nitrogen
Nitrogen
Nitrogen
Oxygen
Wet Oxygen
Nitrogen
Nitrogen
Nitrogen
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Temperature
(°C)
850
850
1100
1100
1100
1100
850
850
850

